Flying capacitor multilevel converters for AC machines by Thielemans, Steven & Melkebeek, Jan
Balancing mechanisms for
flying capacitor multilevel converters
ir. Steven Thielemans Prof. dr. ir. Jan Melkebeek
Electrical Energy, Systems and Automation Department,
Ghent University (UGent), Gent, Belgium.
Steven.Thielemans@UGent.be Jan.Melkebeek@ugent.be.
Abstract—To supply high-power medium-voltage AC ma-
chines, DC-AC converters working with a high bus voltage are
required. By using multilevel converters, these high voltages
can be supplied without the need for switches with a very high
voltage rating. Moreover, the output voltage waveform can be
improved considerably.
The flying capacitor multilevel converter is a recently developed
converter topology assuring a flexible control and modular de-
sign. However, the flying capacitor multilevel converter requires
a balanced DC voltage distribution. This can be realized by using
a special control leading to natural balancing or by measuring
the voltages and selecting the appropriate switching state. The
balancing is influenced by three factors, namely the harmonic
content of the reference waveform, the switching frequency and
the load impedance.
In addition to the voltage balancing of the flying capacitor
multilevel converter, the output voltage must ensure the control
of the load, e.g. a three phase AC machine.
Index Terms—Multilevel converter, flying capacitor, AC ma-
chines
I. INTRODUCTION
Multilevel converters were developed as a result of a grow-
ing need for higher power converters. In order to achieve this
higher power rating, the voltage and current capabilities of
the devices used in the converter need to be increased. Current
insulated gate bipolar transistor (IGBT) technology extends up
to 6.5 kV 900 A per switching device. Converters that make
use of a series connection of switches, allow for the use of
switches with reduced voltage ratings. These lower voltage
switches have lower conduction losses and can switch at a
higher frequency. Higher switching frequencies and a smaller
voltage step capability results in higher quality switching
waveforms.
This paper focuses on the natural balancing property of the
flying capacitor multilevel converter topology, also known as
the capacitor clamped multilevel converter or the multicell
converter topology.
II. FLYING CAPACITOR MULTILEVEL
CONVERTER TOPOLOGY
In Fig. 1 a phase-leg of a flying capacitor multilevel
converter is depicted, [1], [2]. In this circuit, independent
capacitors clamp the device voltage to one capacitor voltage
level. This converter topology has more flexibility than other
multilevel converter topologies like the diode-clamped con-
verter. Switches S1t, S2t, S3t and S4t are complementary with
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Fig. 1. Five-level flying capacitor multilevel converter circuit topology.
the corresponding switches S1b, S2b, S3b and S4b. The voltages
of the capacitor banks are assumed to be at the nominal level
at steady state. In Fig. 1, each capacitor symbol assigns for
the same voltage value. So the first capacitor bank (C1) has
a voltage of Vdc/4, the second (2 times C2) has a voltage of
Vdc/2, the third (3 times C3) has a voltage of 3Vdc/4 and the
fourth is the DC-bus and has a voltage Vdc. The voltage of the
five-level phase-leg a output with respect to the neutral point n,
Van, can be synthesized by the following switch combinations.
Here, the mentioned switches are on, the complementary are
off.
1) Van = Vdc/2: turn on all upper switches, S1t, S2t, S3t
and S4t.
2) Van = Vdc/4: one of the upper switches is turned
off and its complementary is turned on. When for
example S2b is turned on, Van = Vdc/4 because of the
following calculation: Vdc/2 (of upper C4’s) −Vdc/2 (of
C2’s) +Vdc/4 (of C1). This way a series connection of
capacitors is made to create the desired output.
3) Van = 0V: now two upper switches are turned off and
their complementary switches are turned on. A similar
calculation as above can be made.
4) Van = −Vdc/4: in this case, there is only one of the
upper switches on.
5) Van = −Vdc/2: turn on all lower switches, S1b, S2b,
S3b and S4b.
The voltage over the capacitors changes as current flows
through the capacitors. By choosing an appropriate switch state
for a desired output voltage according to the current direction,
it is possible to control the voltage over the capacitors.
III. CONTROL OF CAPACITOR VOLTAGES
The capacitor voltages can be controlled in two ways. Either
the capacitor voltages and current direction are measured and
an appropriate switch state is chosen to correct the capacitor
voltage or a natural balancing scheme is used.
A. Measuring capacitor voltage and current and choosing
switch state
This method requires measuring all the voltages of the
capacitor busses and the direction of the phase current. When
the sign of the error of the capacitor voltages and the direction
of the current is known, an appropriate switch state for the
desired output voltage can be assigned. This way the output
voltage can be chosen at every instant, while always being
sure the errors of the capacitor voltages are corrected.
Table 1 is a table with the switching states for a positive
unbalance switch state (positive current)
C1 C2 C3 −Vdc/4 0V +Vdc/4
- - - 0001 0011 0111
- - + 0001, 1000 0011, 1001 1011
- + - 0001, 0100 0101, 1100 0111, 1101
- + + 0001, 1000 1001, 1100 1101
+ - - 0010 0011, 0110 0111, 1110
+ - + 0010, 1000 0011, 1010 1011, 1110
+ + - 0100 0110, 1100 0111, 1110
+ + + 1000 1100 1110
TABLE I
SWITCHING TABLE.
current, [3]. There is no choice when the desired output voltage
Van is +/ − Vdc/2, so this is not in the table. For every
possibility of deviation of the capacitor voltages (+ or −),
a switch state can be determined. Here 1000 means S1t is on
and S2t-S4t are off. A similar table is available for a negative
current.
B. Natural balancing
Natural balancing of a flying capacitor multilevel converter
is a technique which maintains the steady state stability of
the capacitor voltages by using equal duty cycles for every
pair of complementary switches. This can be done by using
a special pulse width modulation (PWM) scheme. In this
scheme, every pair of switches has a carrier signal which has
a 90 degrees phase change, a so called phase shift carrier
PWM (PSCPWM). When a reference signal, normally the
desired output voltage, is compared with the carriers, the
switch state of the corresponding switch pair is defined. When
the reference signal is above the carrier, the upper switch is
on and when below, the lower switch is on.
The control signals and output voltage of a PSCPWM for a five
level converter are depicted in Fig. 2. The carrier signals with
the reference signal are depicted in the upper part of the figure,
with the thick carrier line the one of switch S1t. Below this the
switching signals of all the switches are depicted. The lower
part gives the switched output voltage, which corresponds to
the reference signal.
The static characteristics of the capacitor natural voltage
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Fig. 2. Phase shift carrier PWM.
balancing are well documented, but their dynamic response to
DC bus variations vary significantly depending on parameters
such as loading state, the modulation pulse ratio, filter design,
etc, [4], [5], [6], [7].
IV. MATHEMATICAL MODEL
For simplicity, a 3-level flying capacitor multilevel converter
will be used for this part, as depicted in Fig. 3. In the end
the conclusions for the 3-level converters can be applied for
higher level converters. The concept of a two-port switching
circuit [8] will be applied. The basic two-port switching circuit
is shown in Fig. 4. This switching circuit is controlled by a
switching function s(t) The arrow is pointed from port 1 to
port 2. The relationship between the voltages v1(t) and v2(t)
and the currents i1(t) and i2(t) are
v2(t) = s(t)v1(t), (1)
i1(t) = s(t)i2(t). (2)
The switching function s(t) can assume any real value. In
the case of a flying capacitor multilevel converter, s(t) is the
switching state of the switches connected to a capacitor and
assumes the values -1 and 1.
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Fig. 3. 3-level flying capacitor converter.
s(t)
i1(t) i2(t)
v1(t) v2(t)
Fig. 4. Two-port switching circuit.
The relationship between the voltages and the currents of the
two-port switching circuit can be obtained in the frequency
domain as follows:
V2 (ω) = S (ω) ∗ V1 (ω) =
∫ ∞
−∞
S (ξ)V1 (ω − ξ) dξ, (3)
I1 (ω) = S (ω) ∗ I2 (ω) =
∫ ∞
−∞
S (ξ) I2 (ω − ξ) dξ. (4)
The ∗-symbol represents a convolution in the frequency do-
main.
This model of the two-port circuit can be used for a flying
capacitor multilevel converter by defining the switching func-
tions as follows:
si =
{
1, if Sit is closed,
−1, if Sib is closed,
for i = 1, 2. (5)
V. HARMONIC ANALYSIS
The phase shifted carrier PWM generates switching sig-
nals. These switching signals can be calculated, because the
PSCPWM method makes use of comparing the reference value
with a carrier signal for every pair of switches. Using Fourier
methods developed by Bennet [9] and Black [10], it is possible
to write Fourier series expansions for s1 and s2 using:
s1 =
1
2
A00 +
∞∑
n=1
[A0n cos (nωrt) +B0n sin (nωrt)]
+
∞∑
m=1
[Am0 cos (mωst) +Bm0 sin (mωst)]
+
∞∑
m=1
±∞∑
n=±1
[Amn cos (mωst+ nωrt)
+Bmn sin (mωst+ nωrt)] , (6)
s2 =
1
2
A00 +
∞∑
n=1
[A0n cos (nωrt) +B0n sin (nωrt)]
+
∞∑
m=1
[Am0 cos (mωst− 2mpi)
+Bm0 sin (mωst− 2mpi)]
+
∞∑
m=1
±∞∑
n=±1
[Amn cos (mωst+ nωrt− 2mpi)
+Bmn sin (mωst+ nωrt− 2mpi)] . (7)
In these equations for s1 and s2, the characteristics of the
Fourier coefficients are important. For sinusoidal modulation
with a modulation index of ma, these Fourier coefficients are
given by the following equations, [8]:
for m 6= 0 :
Amn+jBmn =
2
jmpi
Jn
(mpima
2
)
ejnpi
(
1− (−1)n ejmpi)
(8)
for m = 0 :
Amn + jBmn =
{
jma, if n = 1
0, if n 6= 1. (9)
Here Jn denotes the Bessel function of the first kind [12], and
ma is the modulation index.
The Fourier coefficients can be summarized as follows:
• A00: the dc-component of the reference signal.
• A0n + jB0n: Fourier series coefficients of the reference
signal.
• Am0 + jBm0: Fourier series coefficients at the switching
frequency ωs and integer multiples thereof.
• Amn + jBmn: Fourier series coefficients at harmonic
side-bands around integer multiples of the switching
frequency.
The harmonics of the switching functions occur in groups
around integer multiples of the switching frequency. It is im-
portant to note that the values of the coefficients Amn+jBmn
are independent of the switching frequency. As the switching
frequency is increased, the ”distance” between the different
groups of harmonics increases, but the amplitude and phase
remain unchanged.
In the general case, where the reference signal fr(t) is purely
sinusoidal, it is difficult (if not impossible) to derive closed
form solutions for Amn+jBmn. However, the following upper
bound on the magitude of the harmonics can be determined,
[13],
|Amn + jBmn| ≤ min
(
2
mpi
,
1
|n|pi
∫ 2pi
ωr
0
∣∣∣∣dfr(t)dt
∣∣∣∣ dt
)
.
(10)
This equation implies that the magnitudes of the harmonics
decrease to zero as |n| → ∞. By making use of this
observation on the decay of the harmonics and the fact that
the distance between the groups of harmonics increases as
the switching frequency is increased, it is concluded that the
overlap between the different groups can be made neglibible
by choosing a high enough value of the switching frequency.
In [6], it is shown that an overlap can result in cell capacitor
voltage unbalance. Here, the theory has been explained for
3 level converters, but similar conclusions can be drawn for
higher level converters.
VI. PRACTICAL VERIFICATION OF THE NATURAL
BALANCING MECHANISM
The PSCPWM results in equal instantaneous duty cycles of
the switching pairs. This results in an equal charge balance
of the clamping capacitor, Fig. 5. Also the corresponding
clamping capacitor current iC1 and the load voltage of a half-
bridge inverter van are depicted in Fig. 5. As can be seen
in Fig. 5, the load current for a part of the time is delivered
through the clamping capacitor. A part of the time the current
flows in one direction and an other equal part of the time,
the current flows in the other direction through the clamping
capacitor. So in ideal conditions, the balancing is garanteed.
It is observed that as the clamping capacitor voltage vC1
deviates from its nominal value Vt/2 (vC1 < Vt/2 for the
case shown), a switching frequency component ∆van appears
in the load voltage van. The voltage deviation results in a
slight current variation which eliminates the voltage variation.
We presume a positive output current io. For the case of a
too low clamping capacitor voltage, as depicted in Fig. 5,
the output voltage van is higher than usual while the clamp-
ing capacitor is discharged. When the clamping capacitor is
charged, the voltage is to high because of the voltage deviation.
This way the deviation of the clamping capacitor voltage will
disappear with a certain time constant. This time constant in-
creases with the capacitance of the clamping capacitor because
then more current is needed for the same voltage change.
The time constant also increases with the load impedance
amplitude and the load impedance angle. The higher the load
impedance amplitude, the less current flows, so the voltage
balance takes more time. Also the angle of the impedance has
an influence. With a pure reactive load, the clamped capacitor
voltages would not balance. Also the modulation index has an
influence. This is described theoretically in [5].
It is shown, [6], that the load impedance can be manipulated
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Fig. 5. Two-port switching circuit.
by adding a passive balance booster. This balance booster
enhances the effect of the natural balancing mechanism. The
balance booster has a low impedance for the switching fre-
quency.
VII. EXPERIMENTAL VERIFICATION THE NATURAL
BALANCING MECHANISM
A test setup was built for the verification of the natural
balancing mechanism. A 4-level flying capacitor converter was
put together by connecting half bridge modules in series. All
the half bridge modules stand on themselves by having their
own gate voltage supplies and all the necessary measurements.
This way, the converter has a totally modular design, where
the number of levels can be easily changed.
The multilevel flying capacitor converter is controlled by
a FPGA (Virtex-II Pro from Xilinx). The PSCPWM was
implemented in the FPGA.
To be able to see the time constant of the balancing mech-
anism, a step in the voltage Vt was given. This gives a
reaction in the clamped-capacitor voltages vCi . A voltage step
of 100V is given in Fig. 6 and 7, each time with a different
fixed duty cycle. A pure resistive load was used, the clamped
capacitors are 2200µF. In Fig. 6, a high time constant is seen
in comparison with Fig. 7. Fig. 6 has a higher current because
of the higher duty ratio, but the clamped capacitors are only
connected in series with the load for a relative short time. The
other part of the time, the load is connected directly to the
power supply. In the case of Fig. 7, the clamped capacitors
are in series with the load all the time because with a duty
cycle of 0.5, the output voltage switches between intermediate
voltages all the time.
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Fig. 6. Step in Vt, duty cycle of 0.88.
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Fig. 7. Step in Vt, duty cycle of 0.5.
VIII. CONCLUSIONS
Multilevel converters and flying capacitor multilevel con-
verters in particular were presented. The paper proposed two
methods for controlling the clamped capacitor voltages. The
first controls the capacitor voltages by measuring them en
choosing an appropriate switch state. The second makes use
of the natural balancing characteristic of the converter, so the
capacitor voltages are balanced without measuring the clamped
capacitor voltages. This inherent self-balancing mechanism
would ensure safe operation under most operating conditions.
A harmonic analysis of the flying capacitor multilevel con-
verter was developed and it was concluded that a clamped
capacitor voltage unbalance is possible when the switching
frequency is not much higher than the highest frequency of the
reference voltage. The load impedance is of high importance
and can be manipulated to enhance the effect of the natural
balancing mechanism.
The analysis carried out in this paper provides a basic under-
standing of the balancing mechanisms. In future research the
dynamic properties of the natural balancing method will be
further explored.
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